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Abstract:In this paper, a floating capacitance multiplier including two multioutput differential voltage current conveyors,
two grounded resistors, and a grounded capacitor is proposed. The proposed floating capacitance multiplier can realize
high capacitor values with two small-valued resistors. It is more suitable for integrated circuit technology because it has
only grounded passive components without needing any critical passive component matching conditions. Its performances
are examined with several simulations using the SPICE program. As an application example, a third-order notch filter
using three resistors and three capacitors is given.
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1. Introduction
Large-valued capacitors that have good linearity and accuracy are used in many analog integrated circuits
such as fully integrated phase-locked loops, sample-and-hold data systems, and radio frequency building blocks
[1,2]. Metal-to-poly and metal-to-metal capacitors possess good linearity. However, they suffer from bigger
fractional die areas for many standard silicon-based technologies [3,4]. Thus, active device-based capacitance
multiplier design is used to obtain large-valued capacitors for standard silicon-based technology. There are a
number of capacitance multiplier circuits implemented with some active devices such as operational amplifiers
[5,6], second-generation current conveyors (CCIIs) or current-controlled current conveyors (CCCIIs) [7–17], op-
erational transconductance amplifiers (OTAs) [18–20], current follower transconductance amplifiers (CFTAs)
[21], tunable four terminal floating nullors (TFTFNs) [22], current-controlled differential difference current con-
veyors (CCDDCCs) [23], differential voltage current conveyors (DVCCs) [24–29], fully differential voltage and
current gained second-generation current conveyors (FD VCG-CCIIs) [30], differential voltage current conveyor
transconductance amplifiers (DVCCTA) [31], voltage differencing current conveyors (VDCCs) [32], and current
controlled current conveyor transconductance amplifier (CCCCTAs) [33]. Some previously published capaci-
tance multipliers [5,10,13,17,24] need large-valued resistors for large-valued capacitors. The other capacitance
multipliers [9,12,16,18–23,27,28] require large currents to obtain large capacitor values. However, the proposed
floating capacitance multiplier can realize large capacitor values with two small-valued resistors. The dynamic
range of OTAs using bias currents is limited and therefore OTA-based capacitance multipliers have dynamic
range problems [9]. The CCIIs and DVCCs [34], which have larger linearity and dynamic range, are attrac-
tive devices for obtaining capacitance multipliers. However, the conventional CCIIs are not convenient active
blocks for building differential inputs. DVCCs have differential signal operation capability due to differential
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inputs. Capacitance multiplier designs with DVCCs are also easy and versatile [26]. A floating capacitance
multiplier designed with two MODVCCs, two grounded resistors, and a grounded capacitor is proposed in this
study. The proposed floating capacitance multiplier can be constructed with one MODVCC, one plus-type
CCCII (CCCII+) [35], one tunable resistor [36–38], and a grounded capacitor, while the multipliers given in
[5,10,12,13,17,24,28,32] are designed with three or more passive components. The proposed floating capacitance
multiplier does not require any critical passive component matching conditions. Some simulations with the
SPICE program are performed to show the performance of the proposed capacitance multiplier.
2. The proposed floating capacitance multiplier
A DVCC can be easily realized by grounding the Y3 terminal of the differential difference current conveyor
(DDCC) [39], which has the properties of both a differential difference amplifier (DDA) and a CCII. The nonideal
representation block of a multiple-output DVCC (MODVCC) and its internal structure are given in Figures 1
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By using a single pole model [40], frequency-dependent nonideal current gains α , γ , and η and nonideal voltage
gains β and ρ given in Eq. (1) can be defined as follows:
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DC nonideal current gains are described as α0= 1 + εα , γ0 = 1 + εγ , η0 = 1 + εη where current tracking
errors are defined as |εα | << 1, | εγ | << 1 and |εη| << 1. Similarly, DC nonideal voltage gains are described
as β0 = 1 + εβ , ρ0 = 1 + ερ where voltage tracking errors are defined as |εβ | << 1 and |ερ| << 1. In ideal
conditions, the DC nonideal gains are equal to unity while their bandwidths ωα , ωγ , ωη , ωβ , and ωρ are
ideally equal to infinity.
The internal structure given in Figure 2 is obtained from the ones in [34] and [41]. The proposed floating
capacitance multiplier is shown in Figure 3. The input terminals of the circuit in [24] are taken from the X and
Z/Y terminals while input terminals of the proposed one are taken from only the Z/Y terminals.
If only the X terminal parasitic resistor RXi (i= 1, 2) of the ith DVCCs is taken, the matrix equation





















R2(1 + s(C + CZ2+)RZ2+)(RZ12− +R1(1 + s(CY 21 + CZ12−)RZ12−))









In Eq. (4), CZi+ (i = 1, 2) and RZi+ are the parasitic capacitor and parasitic resistor of the Z+ terminal of
the ith DVCCs, respectively.RZij− (j = 1, 2) and CZij− are the parasitic resistor and parasitic capacitor of
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Figure 3. The proposed floating capacitance multiplier circuit.
the j th Z- terminal of the ith DVCC. Furthermore, CY ij is the parasitic capacitor of the j th Y terminal of
















Here, the equivalent capacitor (Ceq) can be calculated as C /(1 – R1/R2) in ideal conditions. It is seen from the
matrix equation in Eq. (5) that there are not any extra undesired series or parallel impedances due to nonideal
gains. The operation frequency of the proposed capacitance multiplier given in Figure 2 can be calculated as f ≤
(0.1/2π) min {ωα1 , ωα2 , ωβ1 , ωβ2 , ωη1, ωγ1 , ωρ1 } [40]. From Eqs. (3) and (4), the frequency limitations [24]
can be written as f ≤ 0.1 / (2πCRX1), f ≤ 0.1 / (2π(C+CZ2+)RZ2+), f ≤ 0.1 / (2π(CY 21+CZ12−)RZ12−),
and f ≤ 0.1 / (2π(CY 21+CZ12−)R2). It is observed from the above that the proposed capacitance multiplier
has restrictions at high frequencies. The proposed capacitance multiplier and some other capacitance multiplier
circuits are compared in Table 1.
3. Third-order filter application of the proposed capacitance multiplier
A twin-T notch filter [42] can be used as a feedback element in amplifiers, oscillators, and some other general
purposes. The passive twin-T notch filter given in Figure 4 is chosen as an application for the proposed floating
capacitance multiplier.






2 + a1s+ a0
b3s3 + b2s2 + b1s+ b0
(6)
Coefficients a3 , a2 , a1 , a0 , b3 , b2 , b1 , and b0 of TF in Eq. (6) are calculated as follows:
1337
ALPASLAN/Turk J Elec Eng & Comp Sci










































































































[5] NA Grounded NA Op-Amp 2 5 No NA
[9] NA Grounded ±2.5 V CCCII+ 4 1 No NA
[10] NA Grounded NA CCII 4 3 No NA
[12] BJT Grounded ±2.5 V CCCII ≥ 3 4 No NA
[13] BJT Grounded ±2.5 V DO-CCII 2 3 No NA
[16] BJT Grounded ±2.5 V CCCII 4 1 No NA
[17] MOS/0.35 µm Grounded ±1.5 V CCII 3 4 Yes NA
[18] BJT Grounded ±2.5 V OTA 4 1 No 565 µW
[20] MOS/Bi-MOS Floating NA Op-Amp, OTA 5 1 No NA
[21] BJT Grounded ±1.5 V CFTA 4 1 No NA
[22] BJT Floating ±10 V TFTFN 2 1 No NA
[23] MOS/0.25 µm Grounded ±1.25 V CCDDCC 3 1 No 1.35 mW
[24] MOS/0.35 µm Grounded ±1.5 V DVCC 2 3 No NA
[27] BJT Grounded ±2.5 V CCCII, DVCC 3 1 No 7.32 mW
[28] BJT Grounded ±1.5 V CCCII, DVCC 4 3 No NA
[30] MOS/0.35 µm Floating ±2 V CCCCTA 1 1 No ≤ 3 mW
[31] MOS/0.5 µm Grounded ±2 V DVCCTA 1 2 No 3 mW

















Figure 4. Passive RC twin-T notch filter.
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If the passive components are chosen as C1 = 2C , C2 = C3 = C , R3 = R4 = R , and R5 = R/ 2, the TF and



















The proposed capacitance multiplier can be constructed by commercially available active devices as declared in
[43].
4. Simulation results and discussions
In order to examine the performances of the proposed capacitance multiplier, some simulations by the SPICE
program are achieved where 0.13 µm IBM CMOS technology parameters are used. Transistor sizes of the
internal structure in Figure 2 are given in Table 2. The symmetrical DC power supply voltages and the bias
voltage are chosen as ±0.75 V and 0.37 V, respectively. In simulations, parasitic resistor and capacitor values of
the DVCC are found as RX = 190 Ω, CY 1 = CY 2 = 15.9 fF, RZ+ = 1.69 MΩ, CZ+ = 31.8 fF, RZ1− = RZ2−
= 1.68 MΩ, and CZ1− = CZ2− = 25.9 fF.
Table 2. Transistor sizes for the internal structure given in Figure 2.
PMOS transistors W (µm) L (µm)
M1 3.38 0.39
M2, M3, M5, M6
M19, M20, M25, M26 78 0.39
M4, M7–M18, M21–M24,
M27 39 0.39
NMOS transistors W (µm) L (µm)
M28–M32, M36–M50 5.07 0.39
M33–M35 10.14 0.39
For the proposed floating capacitance multiplier given in Figure 3, simulations are performed by grounding
the second terminal. The selected passive component values and the evaluated capacitance values are given in
Table 3.
The capacitance value change with small-valued resistors of the proposed capacitance multiplier is shown
in Figure 5. It is seen from Figure 5 that the operating frequency range of the proposed capacitance multiplier
decreases for large multiplication factors. The proposed capacitance multiplier can increase the capacitance
value up to 40 times. An electronically tunable grounded resistor [38] and a CCCII+ [44] are replaced instead
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Table 3. Selected passive component values and corresponding capacitance values.
C R1 R2 Capacitance values
50 pF
0.5 kΩ 1 kΩ 100 pF
1.2 kΩ 1.6 kΩ 200 pF
1.4 kΩ 1.6 kΩ 400 pF
1.5 kΩ 1.6 kΩ 800 pF
1.9 kΩ 2 kΩ 1 nF
2.3 kΩ 2.4 kΩ 1.2 nF
3.9 kΩ 4 kΩ 2 nF
ofR1 and the second MODVCC, respectively. Also, R1 and R2 are removed. Transistor sizes for the CMOS
implementation of the CCCII+ [44] are given in Table 4. Transistor sizes for the electronically tunable grounded
resistor are chosen as follows: (W /L)1 = (W /L)2 = 1.3 µm/1.3 µm. Simulation results for the constructed
capacitance multiplier with one MODVCC, one CCCII, one tunable resistor, and a grounded capacitor are given
in Figure 6. On the other hand, the symmetrical DC power supply voltages for the CCCII+ and tunable resistor
are chosen as ±0.75 V. Control currents of the CCCII+ are varied between 0.8 µA and 12 µA.






 for 2 times
 for 4 times
 for 8 times
 for 16 times
 for 20 times
 for 24 times


















 for 2 times
 for 4 times
 for 8 times
 for 16 times
 for 20 times
 for 24 times







Figure 5. Phases and magnitudes of the impedances of the proposed capacitance multiplier established with MODVCC.
Table 4. Transistor sizes for internal structure of the CCCII+ [44].
PMOS transistors W (µm) L (µm)
M3, M4 3.9 0.39
M5, M6, M11, M12 1.3 0.39
NMOS transistors W (µm) L (µm)
M1, M2 1.65 0.39
M7–M10, M13 0.78 0.39
















































Figure 6. Phases and magnitudes of the impedances of the proposed capacitance multiplier established with MODVCC
and CCCII [44].
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In order to demonstrate the performance of the proposed floating capacitance multiplier, the proposed
capacitance multiplier is replaced instead of each of the passive capacitors in the twin-T notch filter given in
Figure 4. Passive component values for the passive and active twin-T notch filters are given in Table 5. The
simulation results prove that the proposed capacitance multiplier shows good performance.
Table 5. The passive component values.
Passive twin-T notch Active twin-T notch with the proposed capacitance multiplier
R3 8.2 kΩ R3 8.2 kΩ
IncrementR4 8.2 kΩ R4 8.2 kΩ
R5 4.1 kΩ R5 4.1 kΩ
C1 1 nF C1 (R1 = 1.8 kΩ and R2 = 2 kΩ) 100 pF 10 times
C2 500 pF C2 (R1 = 1.4 kΩ and R2 = 1.6 kΩ) 62.5 pF 8 times
C3 500 pF C3 (R1 = 1.2 kΩ and R2 = 1.5 kΩ) 100 pF 5 times
The phase and gain simulation results for the twin-T notch filter given in Figure 4 are shown in Figure 7.
The center rejection frequency is calculated as 38.8 kHz. The calculated value and obtained value from Figure
7 for f0 are close to each other.
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Figure 7. Phase and gain change of the filter in Figure 4 via frequency.
Circuit noise is undesirable for analog and digital systems. It is a cause of the deterioration of system
accuracy [45]. Noise simulation results are given in Figure 8 for the twin-T notch filter.





























Figure 8. Input equivalent noise and the output noise change of the filter in Figure 4 via frequency.
A sinusoidal signal with 50 mV peak is applied to the twin-T notch filter at 8.8 kHz and 165 kHz
frequencies separately. The obtained output signals corresponding to the input signal at 8.8 kHz and 165 kHz
are given in Figure 9. Total harmonic distortion (THD) results are given in Figure 10.
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Figure 9. Output signals corresponding to input signals of the filter in Figure 4 at different frequencies.














Figure 10. THD changes via sinusoidal peak input signals of the filter in Figure 4 at different frequencies.
THD for the twin-T notch filter is under 4% for the sinusoidal input signals between 5 mV and 92 mV
peak at 165 kHz and for the sinusoidal input signals between 5 mV and 104 mV peak at 8.8 kHz. The total
power dissipations are 1.29 mW and 3.91 mW for the proposed capacitance multiplier and the twin-T notch
filter, respectively. The power dissipation of the twin-T notch filter application is a low value when compared
to the filter applications given in [16,24,27,28]. The theoretical and simulation results are close to each other
but the small difference between them can be attributed to nonidealities of the MODVCC.
5. Conclusion
A floating capacitance multiplier employing two MODVCCs, two grounded resistors, and a grounded capacitor is
proposed. The proposed floating capacitance multiplier can realize large capacitor values with two small-valued
resistors. It does not need any passive component matching conditions or cancellation constraints. Electronic
controllability of the proposed floating capacitance multiplier can be achieved. The simulation results obtained
with the SPICE program support the theory. The proposed floating capacitance multiplier configuration in this
paper will be beneficial in a number of areas including communications and signal processing.
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